Abstract: A self-correcting quadrature voltage controlled oscillator (QVCO) with phase correcting loop is proposed. It comprises the QVCO core and phase correcting loop, which corrects the quadrature phase error. Two LC VCOs, buffers, and phase shifters are coupled in circular configuration to achieve IQ symmetry. This paper introduces the idea of realizing QVCO with low phase noise and accurate quadrature phase by using the phase correcting loop. The simulation results based on the 65 nm CMOS process show that the self-correcting QVCO has a phase error less than 0.5° and 1 MHz offset phase noise of −120 dBc/Hz at 3.7 GHz with 49% tuning range.
Introduction
In-phase and quadrature phase local signals are indispensable to wireless transceivers for modern wireless communication standards, such as WiMAX, IEEE 802.11 ac/ad, and LTE. Moreover, these standards require quadrature signal with low phase noise and accurate quadrature phase to cover higher and wider range of frequency for higher data rate wireless communication. The quadrature signal is generated in many ways, such as using frequency dividers [1, 2] , even stage ring oscillators [3, 4] , polyphase filters, injection locking [5] and quadrature voltage controlled oscillators (QVCOs) [6] - [15] . To generate local signals higher than 5 GHz for high data rate standards, polyphase filters are not suitable owing to the passive components variation in the fabrication process and the signal amplitude loss. Frequency dividers are common for generating the quadrature signal; however, they require double quadrature local signal frequency. Furthermore, the buffer amplifiers for frequency dividers also need to operate at two times the necessary frequency, which leads to higher current drain consumption. Though QVCO requires twice of the differential VCO chip area, QVCOs are ideal to generate quadrature local signals, in terms of power consumption. The phase noise and phase accuracy of QVCOs was extensively studied [9, 11, 14] . Conventional QVCOs comprise two LC VCOs with coupling current source, as shown in Fig. 1 [6] . The quadrature phase accuracy is controlled by the coupling factor of the two VCOs and the coupling factor is controlled by the coupling current source. The higher coupling factor produces a precise quadrature phase, whereas it deteriorates the phase noise of the oscillation signal [8] - [12] , [14] , because the extra noise source associated with the coupling current source is added to the oscillator. To overcome the tradeoff between phase noise and quadrature phase accuracy, a self-correcting QVCO is proposed. Fig. 1 .
Topology of a conventional QVCO Fig. 2 is introduced to the QVCO. The loop corrects the quadrature signal phase error. The self-correcting QVCO comprises the QVCO core and quadrature phase correcting loop ( Fig. 2 (a) ). The QVCO core consists of two LC VCOs, VCO output buffers, and phase shifters. The phase correcting loop includes buffers, phase detectors, and low-pass filters. The differential IQ signal from the QVCO core is connected to the buffers of the loop and their output is fed to the phase detector. The phase detector generates dc output components proportional to the quadrature phase error and high-frequency components, which are then removed by low-pass filters. In addition, the phase shifter controls the phase of the QVCO core IQ signal. The coupling technique of two LC VCOs in the core reduces the noise source of the oscillator compared to conventional QVCO, which requires extra current source, because no extra current and transistors are required. Figure 2 (b) shows the QVCO core block diagram. All the components are configured in a symmetric manner in terms of the IQ signal, as shown in the diagram. Thus, the symmetric layout is necessary to realize an accurate quadrature phase. The core includes buffers that are used as the output buffer of the VCOs. These buffers are necessary to isolate the effect of the VCO load. Therefore, the use of buffers does not increase the current consumption of the QVCO. The I and Q output signals come out at the nodes between the two buffers.
Phase correcting loop
The phase correcting loop compensates for the quadrature phase error owing to the inductor coupling, device mismatch [10] , and asymmetric parasitic components. The block diagram of the phase correcting loop is shown I n Fig. 3 .  eIN and  eOUT are the quadrature phase errors at the input and output of the phase correcting loop. The loop consists of a phase detector, a low-pass filter, an amplifier, and a phase shifter and their corresponding outputs are V 1 , V 2 , V 3 , and . The phase detector detects the error of the IQ signal and the low-pass filter removes the high-frequency components. The dc component of the IQ phase error is the amplitude of the QVCO output signal, and is the quadrature phase error. As the component is removed by the low pass filter, the transfer function is approximated as 3.2 Low-pass filter Resistors and capacitors are used to design the low-pass filter. The latter attenuates two times the QVCO oscillation frequency component of the phase detector output; hence, the dc component owing to the IQ phase error is the output of the low-pass filter.
Amplifier
The phase correcting loop uses operational amplifiers to adjust the loop gain of the phase correcting loop. It is designed as a narrow-bandwidth low-power amplifier, as it only needs to increase the amplitude of the dc component of the phase detector output. It consumes 0.5 mW from the 1.0 V power supply. Figure 5 shows the phase shifter, which consists of resistors, capacitances, varactor diodes, and transistor switches. The phase shift is controlled by changing the capacitance value with a 2-bit switch and the varactor control voltage applied at node Vp (Fig. 5) . The capacitance value is changed based on the IQ local signal frequency.
The transfer function of the phase shifter is expressed as where is the coefficient of the transfer function. capacitance. Figure 6 (b) shows the three cases of the amplifier gain, default gain, and +12 dB and −12 dB gain compared to the default; furthermore, it shows the range of the optimum loop gain and that the high gain takes longer to converge. The amplifier output capacitance dependence was examined as shown in Fig. 6 (c) . It has 15 fF, 1 pF, and 3 pF impulse response results, and the 3 pF case takes 3 times to converge compared to 15 fF case. This means that the excess capacitance at the output node of the amplifier makes the phase correcting loop unstable. The capacitance of the low-pass filter is also examined in Fig. 6 (d) and the results suggest that the 700 fF shows the fastest convergence. It shows that the larger capacitance makes the loop bandwidth small and slow loop response. The large capacitance makes the low-pass filter bandwidth small and attenuates twice as much of the QVCO oscillation frequency signal. The results show that the accuracy of the phase correcting loop and the loop response have a tradeoff 
Phase accuracy and phase noise
The self-correcting QVCO is designed following the 65 nm CMOS process with eight aluminum metal layers and a 3 m copper thick metal option. Based on the loop analysis and QVCO topology, a self-correcting QVCO was designed. The QVCO comprises two LC VCOs as shown in Fig. 7 . The transconductance of the differential VCO is generated by the PMOS transistors, and the frequency tuning is realized by the MOM capacitance and the varactor diode. The varactor is controlled by BV<1:0> bits to keep the VCO gain constant over the frequency tuning range and the MOM is used for coarse frequency tuning with BC<4:0> bits. The layout of the QVCO is shown in the Fig. 8 . The QVCO occupies the area of 0.7 mm × 0.3 mm (Fig. 8 (a) ). The coupling circuits, composed of phase detector, low pass filters, buffers, and phase shifters, are in the circular configuration between two LC VCOs to achieve symmetry ( Fig. 8 (b) ). The settling time of less than 5 s, which is 10% of the WiMAX settling time requirement, is aimed for the phase correcting loop design. Therefore, the loop bandwidth is selected to 1 MHz. The settling time and the phase margin of the designed phase correcting loop is about 1 s and 105, respectively. And the noise contribution to the QVCO output signal is mainly from the transistors of the coupling buffers or the LC VCOs.
The phase correction characteristic of the phase correcting loop based on the QVCO post layout netlist is shown in Fig. 9 . The figure shows that the relation between the initial quadrature phase error and the output phase error. Without the phase correcting loop, the initial phase error and the output phase error are the same. The phase correcting loop corrects phase error to less than 0.1° at the initial phase error of 1°. The total power consumption of the phase correcting loop is 0.5 mW from the 1 V supply provided by the amplifiers. The simulated phase noise at 3.7 and 6.9 GHz at the 1 MHz offset of the self-correcting QVCO is −120 and −110 dBc/Hz, respectively. The frequency tuning range is 3.7 to 6.9 GHz and the total power consumption of the self-correcting QVCO is 17 mW from the 1 V supply. The self-correcting quadrature VCO performance is compared with state-of-the-art quadrature oscillators in Table 1 . The following figure of merit has been used for the comparison, where (dBc/Hz) is the phase noise at the 1 MHz offset( ), (mW) is the dissipated power of the oscillator, is the oscillation frequency, FTR (%) is the frequency tuning range of the oscillator, and the PhaseError (°) is the IQ phase error of the quadrature oscillator. 
Conclusions
A self-correcting QVCO with phase correcting loop was proposed. Conventional QVCOs suffer from the tradeoff between quadrature phase accuracy and phase noise. The phase correcting loop corrects the quadrature phase error while maintaining low phase noise. It also consumes little current from the 1.0 V supply because it mainly comprises passive circuits and does not require extra coupling circuits. Furthermore, the coupling technique of two LC VCOs is characterized by low noise and low power consumption. 
